


1.1. Boot Loader(BLOB)

Boot loader가 (serial ethernet) (load) , image . serial CPU architecture boot loader가 , CPU architecture가 가 , boot loader 가 boot loader blob , target boot loader . ARM boot loader blob , site <http://www.lart.tudelft.nl/lartware/blob>¹ blob boot loader . source BLOB .

¹ site ARM toolchain patch Linux patch . Cross compiler compile binary BLOB 2.03 , 가 가 .



1. BLOB

[1] BLOB

Linux Kernel booting

start.S

, trampoline.S

BLOB main() 가

main.c

가 BLOB

, BLOB

, SA1100 Linux Kernel booting

가

Linux boot sequence

1.1.1. start.S

, blob source tree , tools src, include

tool utility

, blob source,

, head

가

compile

start-ld-script

LD(Loader & Linker) input , object

```
OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
OUTPUT_ARCH(arm)
ENTRY(_start)
SECTIONS
{
    . = 0x00000000;
    . = ALIGN(4);
    .text : { *(.text) }
    . = ALIGN(4);
    .rodata : { *(.rodata) }
    . = ALIGN(4);
    .data : { *(.data) }
    . = ALIGN(4);
    .got : { *(.got) }
    . = ALIGN(4);
    .bss : { *(.bss) }
}
```

1. start-ld-script

OUTPUT_FORMAT ELF32 little endian ,
OUTPUT_ARCH binary CPU architecture ARM
. Entry point가 _start . SECTIONS , text, rodata,
data, got, bss section .
가 가 text .“.” address 가
. , 0x00000000 4 byte text section
blob가 (_start). _start start.S

```
.text  
  
/* Jump vector table as in table 3.1 in [1] */  
.globl _start
```

```

_start: b    reset
        b    undefined_instruction
        b    software_interrupt
        b    prefetch_abort
        b    data_abort
        b    not_used
        b    irq
        b    fiq

```

2. start.S

```

.text          text section          .          _start가 .global
export symbol          ,          _start가 entry point가
. _start       reset branch          .          , reset       가
.              ARM              exception              routine
,              undefined instruction, software interrupt, prefetch abort, data abort, irq,
fiq           가           .

```

```

/* the actual reset code */
reset:
    /* First, mask **ALL** interrupts */
    ldr    r0, IC_BASE
    mov    r1, #0x00
    str    r1, [r0, #ICMR]

    /* switch CPU to correct speed */
    ldr    r0, PWR_BASE
    LDR    r1, cpuspeed
    str    r1, [r0, #PPCR]

```

3. start.S ()

```

IC_BASE(=0x90050000) interrupt controller register (base) 가 .
r0 가 , r1 0 . r0가 가 ICMR offset(=0x04)
, r1(=0) . interrupt masking interrupt가
.
PWR_BASE(=0x90020000) power manager register 가 . r0
PWR_BASE 가 , r1 cpuspeed 가 r0 PPCR(=0x14)

```

```
r1 . CPU clock speed . cpuspeed
```

```
/* The initial CPU speed. Note that the SA11x0 CPUs can be safely overclocked:
 * 190 MHz CPUs are able to run at 221 MHz, 133 MHz CPUs can do 206 Mhz.
 */
#if (defined ASSABET) || (defined CLART) || (defined LART) \
    || (defined NESABET) || (defined NESART)
cpuspeed: .long 0x0b /* 221 MHz */
#elif defined SHANNON
cpuspeed: .long 0x09 /* 191.7 MHz */
#else
#warning "FIXME: Include code to use the correct clock speed for your board"
cpuspeed: .long 0x05 /* safe 133 MHz speed */
#endif
```

4. start.S ()

```
, ASSABET CLART, LART, NESABET, NESART, cpuspeed가 0x0B ,
SHANNON 0x09 , 0x05 .
PPL(Phase-Locked Loop) PPCR fpwltmxjdml gkdnl 5
bit(CCF<0..5> : Core Clock Configuration Field) .
reset .
CPU . , 3.6864 MHz crystal
oscillator , 211.2 MHz, 191.7 MHz, 132.7 MHz
.2
```

```
/* setup memory */
bl memsetup

/* init LED */
bl ledinit
```

5. start.S ()

```
interrupt masking , CPU speed .
```

² 133MHz

```

booting . BL(Branch with Link)
subroutine memsetup() . , ledinit()
          LED(Light Emitted Device) . memsetup.S
ledasm.S , .

```

```

.globl memsetup
memsetup:
#if defined USE_SA1100
    /* Setup the flash memory */
    ldr    r0, MEM_BASE
    ldr    r1, mcs0
    str    r1, [r0, #MCS0]
    /* Set up the DRAM */
    /* MDCAS0 */
    ldr    r1, mdcas0
    str    r1, [r0, #MDCAS0]
    /* MDCAS1 */
    ldr    r1, mdcas1
    str    r1, [r0, #MDCAS1]
    /* MDCAS2 */
    ldr    r1, mdcas2
    str    r1, [r0, #MDCAS2]
    /* MDCNFG */
    ldr    r1, mdcnfg
    str    r1, [r0, #MDCNFG]

```

6. memsetup.S

```

memsetup.S
    가 . SA1100 board , #if
defined USE_SA1100
MEM_BASE(=0xA0000000) (memory configuration)
(base) . r0 가 . mcs0(=0xffff8fff8)3 r1 가 ,
MCS0(=0x10) r0 가 r1 . MCS0 static memory
control register 0 . MCS1 read/write가 가

```

³ SA1100

Brutus가

static memory . Reset 가 가
 speed ROM , 16 bit field 가 .
 , 4 .

SA1100 register .
 configuration register가 .

0xA000 0000	MDCNFG	DRAM Configuration Register
0xA000 0004	MDCAS0	DRAM CAS Waveform Shift Register 0
0xA000 0008	MDCAS1	DRAM CAS Waveform Shift Register 1
0xA000 000C	MDCAS2	DRAM CAS Waveform Shift Register 2
0xA000 0010	MSC0	Static Memory Control Register 0
0xA000 0014	MSC1	Static Memory Control Register 1
0xA000 0018	MECR	Expansion Bus Configuration Register

1. SA1100

MDCNFG 32 bit read/write DRAM control bit 가
 . DRAM bank DRAM device . MDCASX
 가 32 bit read/write가 가 , CAS(Column Address
 Selection) waveform DRAM CPU cycle
 . MSCX 가 32 bit read/write가 가 , ROM
 flash Static . MECR expansion
 , PCMCIA .
 , SA1100 .
 BLOB load C reset

```

        ldr    r1, MEM_START
.rept    8
        ldr    r0, [r1]
.endr
#elif defined USE_SA1110
...
# Note :      SA1110
    
```

```

...
#else
#error "Configuration error: CPU not defined!" /* SA11x0
        . */
#endif
        mov    pc, lr /* Sub routine . ( BL
jump    )*/

```

7. memsetup.S

```

        register . r1
MEM_START(=0xC0000000) , r0 r1 가
        8 . disable bank가 refresh
        pc(program counter register)
branch    lr(=link register) 가 (mov).
subroutine return .

```

```

.globl ledinit
ledinit:
        ldr    r0, GPIO_BASE
        ldr    r1, LED
        str    r1, [r0, #GPDR] /* LED GPIO is output */
        str    r1, [r0, #GPSR] /* turn LED on */
        mov    pc, lr
.globl led_on
        /* turn LED on. clobbers r0 and r1 */
led_on:
        ldr    r0, GPIO_BASE
        ldr    r1, LED
        str    r1, [r0, #GPSR]
        mov    pc, lr
.globl led_off
        /* turn LED off. clobbers r0 and r1 */
led_off:
        ldr    r0, GPIO_BASE
        ldr    r1, LED
        str    r1, [r0, #GPCR]

```



```
mov pc, lr
```

8. ledasm.S

```
, ledasm.S . LED . LED
GPIO , LED , led_on() led_off()
LED . ledinit()
.r0 GPIO_BASE(=0x90040000) , r1 LED . LED led.h
가 .
```

```
/* define the GPIO pin for the LED */
#if defined ASSABET
# define LED_GPIO 0x00020000 /* GPIO 17 */
#elif (defined CLART) || (defined LART) || (defined NESAS)
# define LED_GPIO 0x00800000 /* GPIO 23 */
#elif defined PLEB
# define LED_GPIO 0x00010000 /* GPIO 16 */
#else
#warning "FIXME: Include code to turn on one of the LEDs on your board"
# define LED_GPIO 0x00000000 /* safe mode: no GPIO, so no LED */
#endif
```

9. led.h

```
, ASSABET 0x00020000(=GPIO17) , LART CLART NESAS
가 0x00800000(=GPIO23) , PLEB가
0x00010000(=GPIO16) , 0x00000000 .
가 ASSABET , LED_GPIO 0x00020000 .
r1 , GPDR output GPIO pin direction ,
GPSR bit ON LED가 . LED
GPSR GPCR bit ON/OFF .
LED start.S 가
.
```

```
/* check if this is a wake -up from sleep */
ldr r0, RST_BASE
ldr r1, [r0, #RCSR]
and r1, r1, #0x0f
```

```

teq    r1, #0x08
bne    normal_boot    /* no, continue booting */

/* yes, a wake-up. clear RCSR by writing a 1 (see 9.6.2.1 from [1]) */
mov    r1, #0x08
str    r1, [r0, #RCSR] ;

/* get the value from the PSPR and jump to it */
ldr    r0, PWR_BASE
ldr    r1, [r0, #PSPR]
mov    pc, r1

```

10. start.S ()

RST_BASE(=0x90030000) reset controller base 가 . SA1100 reset controller reset , , register . software reset , reset 가 가 . RSRR(Reset Controller Software Reset Register) RCSR(Reset Controller Status Register) . RCSR r1 . 0x0F AND 4bit , 0x08 , hardware reset , software reset, watchdog reset . sleep mode reset . , sleep mode reset , RCSR sleep mode reset RCSR 0x08 , PSPR(Power Manager Scratch Pad Register)⁴ sleep mode r1 , jump . , sleep mode 가 . sleep mode reset , normal_boot 가 . 가 hardware reset normal_boot .

```

normal_boot:
/* enable I-cache */
mrc    p15, 0, r1, c1, c0, 0    @ read control reg
orr    r1, r1, #0x1000    @ set Icache

```

⁴ PSPR routine pointer가 , ROM

```

    mcr    p15, 0, r1, c1, c0, 0    @ write it back

    /* check the first 1MB in increments of 4k */
    mov    r7, #0x1000
    mov    r6, r7, lsl #8    /* 4k << 2^8 = 1MB */
    ldr    r5, MEM_START
mem_test_loop:
    mov    r0, r5
    bl    testram
    teq    r0, #1
    beq    badram

    add    r5, r5, r7
    subs   r6, r6, r7
    bne    mem_test_loop

```

11. start.S ()

I-cache(Instruction Cache) enable control register, I-cache enable bit, 1MBytes test r7, 4K(=0x1000) 8 bit shift r6, r6 1 M 가 r5 MEM_START(=0xC0000000) 가 mem_test_loop loop 4KBytes 1MBytes, r0 가 (r5). testram() (bl), (r0) 1, badram, r5 r7(=4K), r6 r7 loop

```

.text
.globl testram
    @ r0 = address to test
    @ returns r0 = 0 - ram present, r0 = 1 - no ram
    @ clobbers r1 - r4
testram:
    ldmia r0, {r1, r2}    @ store current value in r1 and r2
    mov   r3, #0x55    @ write 0x55 to first word

```

```

mov    r4, #0xaa      @ 0xaa to second
stmia  r0, {r3, r4}
ldmia  r0, {r3, r4}   @ read it back
teq    r3, #0x55      @ do the values match
teqeq  r4, #0xaa
bne    bad            @ oops, no
mov    r3, #0xaa      @ write 0xaa to first word
mov    r4, #0x55      @ 0x55 to second
stmia  r0, {r3, r4}
ldmia  r0, {r3, r4}   @ read it back
teq    r3, #0xaa      @ do the values match
teqeq  r4, #0x55
bad:   stmia  r0, {r1, r2} @ in any case, restore old data
       moveq  r0, #0      @ ok - all values matched
       movne  r0, #1      @ no ram at this location
       mov    pc, lr

```

12. testmem.S

```

source code , testmem.S testmem2.S
, 가 stack register
가, , 가 가 ,
testmem.S . r0 test 가, , test
r0 가 . 0 , RAM ,
RAM . r1 r4 subroutine register 5.
r0가 가 32 bit r1 r2 (ldmia). r3
0x55 r4 0xAA , r0가 가 (stmia). r0가 가
r3 r4 , (teq,
teqeq). , RAM
, bad . r3 0xAA , r4 0x55 , r0
가 가 r3 r4 (stmia). r3 r4 가
(ldmia) . r0 r1 r2
, r0 RAM , 0 1
(moveq, movne). (mov pc, lr) subroutine . ,
r0 .

```

⁵ r1 r4 .r0 r5, r6, r7

```

badram:
    b    blinky
...
blinky:
    /* This is test code to blink the LED
    very useful if nothing else works */
    bl    led_on
    bl    wait_loop
    bl    led_off
    bl    wait_loop
    b blinky
wait_loop:
    /* busy wait loop*/
    mov    r2, #0x1000000
wait_loop1:
    subs   r2, r2, #1
    bne   wait_loop1
    mov   pc, lr

```

13. start.S ()

```

        RAM          ,    badram          , badram
        blinky  branch(b)    . blinky          LED          .
led_on  led_off          , LED          , wait_loop
delay

```

```

/* the first megabyte is OK, so let's clear it */
mov    r0, #((1024 * 1024) / (8 * 4))    /* 1MB in steps of 32 bytes */
ldr    r1, MEM_START
mov    r2, #0
mov    r3, #0
mov    r4, #0
mov    r5, #0
mov    r6, #0
mov    r7, #0
mov    r8, #0

```

```

    mov    r9, #0
clear_loop:
    stmia  r1!, {r2-r9}
    subs  r0, r0, #(8 * 4)
    bne   clear_loop

```

14. start.S ()

```

    . 1 MBytes
    . r0 32 bytes 1 Mbytes , r1
    (MEM_START) 가 . r2 r9 0
    . stmia(Store and Increment after) r1 가 r2 r9
    , r1 가 . r0 32 , 1 Mbytes clear
    . Clear , clear_loop .

```

```

/* get a clue where we are running, so we know what to copy */
and    r0, pc, #0xff000000 /* we don't care about the low bits */

/* relocate the second stage loader */
add    r2, r0, #(128 * 1024) /* blob is 128kB */
add    r0, r0, #0x400 /* skip first 1024 bytes */
ldr    r1, MEM_START
add    r1, r1, #0x400 /* skip over here as well */

```

15. start.S ()

```

    가 pc(Program Counter)
1bytes 0 clear r0 .
128K(=128x1024) r2 , r0 0x400 . r1
(MEM_START) 가 , 0x400 1024(=0x400)
skip . rest-ld-script 0xC0000400
blob가 1024 Bytes copy가
.

```

```

/* r0 = source address
 * r1 = target address
 * r2 = source end address
 */

```

```
copy_loop:
```

```
    ldmia    r0!, {r3-r10}
```

```
    stmia    r1!, {r3-r10}
```

```
    cmp     r0, r2
```

```
    ble     copy_loop
```

```
    /* turn off the LED. if it stays off it is an indication that
```

```
       * we didn't make it into the C code
```

```
       */
```

```
    bl     led_off
```

```
    /* set up the stack pointer */
```

```
    ldr     r0, MEM_START
```

```
    add    r1, r0, #(1024 * 1024)
```

```
    sub    sp, r1, #0x04
```

```
    /* blob is copied to ram, so jump to it */
```

```
    add    r0, r0, #0x400
```

```
    mov    pc, r0
```

16. start.S ()

```
r0      copy source 가 가 , r1 target
, r2    copy (128Kbytes)가 가
.       r0가 가 r1 가 copy . ldmia stmia
        가 , r0가 r2 , copy가 .
copy_loop copy .
copy가 , LED off (led_off), r0
(MEM_START), r1 1Mbytes , sp r1 4
가 . stack pointer C routine
가 . 1024Bytes MEM_START copy
, r0 0x400 pc
(mov pc, r0). trampoline.S second stage boot
loader 가 .
```

```
.text
```

```

.globl _trampoline
_trampoline:
    bl    main
    /* if main ever returns we just call it again */
    b     _trampoline

```

17. trampoline.S

trampoline.S	main()	branch with link	.
main	return	,	_trampoline
.	main.c	가	, main.c
.			main() 가
.			loop