# TH6503

# **USB Low-Speed Interface**

UNIVERSAL SERIAL BUS

#### Description

The TH6503 is an integrated circuit which enables the Universal Serial Bus (USB) to be connected to a microcontroller. The interface module contains all the components required to transmit data via the USB.

The TH6503 has been developed for applications requiring a low speed interface to the USB. Any microcontroller can be used for control purposes. In addition to the default endpoint 0 for control transfer up to two endpoints can be supported by TH6503. The TH6503 has been developed in conformity with USB Specifications 1.1.

# Features Complient with USB Specification 1.1 Provides power supply for the microcontroller (3.3 volts or 5 volts) Supports up to three programmable endpoints for interrupt and control transfer Integrated oscillator for clock generation, supports 6 MHz quartz, ceramic resonator or external clock input Supports suspend mode Universal serial microcontroller interface Register programmable Programmable 1.5 MHz to 6 MHz out clock for

#### TH6503 Sample Application





Figure 1 demonstrates a typical TH6503 application. The TH6503 translates the data and control signals received from the USB in a serial format which can be read by the microcontroller. The data is stored in a FIFO buffer and can be called up from a standard microcontroller via a register programmable serial interface at any time and processed further. Data generated by peripheries is passed to the TH6503 with the same protocol and stored in a FIFO buffer until it is collected by the USB. The TH6503 translates all the data in the USB-specific format and generates the necessary control signals. The TH6503 requires a minimum number of external elements and can easily be implemented in a circuitry. It provides an external clock which can be used to activate a microcontroller.



microcontroller



#### Function **USB Data Transmission**

TH6503/

The TH6503 supports the USB Specification 1.1 data model.

Data from the USB host to the device and vice versa is transmitted serially. The data are NRZI coded to increase transmission reliability; bit stuffing (inserting an extra 0 bit after any 6 consecutive 1 bits) is performed and a CRC check carried out. Bit stuffing, NRZI coding/decoding and CRC checks or generation are performed within the TH6503.

The data is transmitted in packets. Three types of packets are defined for the USB: token, data and handshake.

The token is always passed on by the host. It contains a PID (packet identifier) which defines the direction of the following data transmission and the address of the device and endpoints to be addressed

Depending on the previous token command, data is transferred from the USB host to the TH6503 (OUT transfer) or transferred from the TH6503 to the USB host (IN transfer). In the process the respective FIFOs are written (OUT) or read (IN).

The data transfer is concluded with a handshake. If the data has been received successfully, an ACK is sent to the data source. If no data is ready for an IN transfer out of the TH6503, it sends an NAK handshake instead of the data (if endpoint is enabled).



#### Figure 2. Data Flow

The TH6503 is responsible for the data flow between the USB and the microcontroller. It ensures that the USB transfers the data in line with the protocol. All information in the protocol layer is decoded by the TH6503 and carried out accordingly.

The data arriving from the USB host is stored in a FIFO buffer until it is collected by the microcontroller. Data transmitted to the USB host are imported from a FIFO buffer which has previously been filled by the microcontroller. A /INT signal signals to the microcontroller that the FIFO status has been changed by USB.

Data is transferred between the microcontroller and the TH6503 via a software-emulating serial interface controlled by the microcontroller.

As the TH6503 cannot interpret the content of the data, it must be evaluated within the microcontroller. This also applies to USB-specific control information. All USB-typical descriptors and the associated requests must be created and managed by the microcontroller.

The setting of the USB address serves here as an example. After resetting the USB, the address is set to the default value 0 (USBAddressRegister). A specific address is transferred from the USB host software to the device with the SET\_ADDRESS command. This command. like all SET and GET commands, can only be decoded by the microcontroller. The USB address is decoded in the TH6503 with the aid of the USB AddressRegister. For this reason the microcontroller must write the USB address determined in this register.

The TH6503 supports the USB suspend mode. Control takes place via the microcontroller. The ACT bit can be used in the StatusRegister <5> which is set on the USB for each activity. If this bit has been inactive for a longer period of time (3 ms), the microcontroller can set the TH6503 and itself in the suspend mode using the SUS bit in the BridgeConfigRegister <4>. The suspend mode can be ended using the software or an external signal. Apart from the suspend mode, the TH6503 also supports a number of other power saving modes which either stop the microcontroller by switching off the clock or set the whole USB bridge in a power saving mode.

The TH6503 provides the clock pulse for the microcontroller. It can be programmed with the OCR1-OCR0 bits in the BridgeConfigRegister <1-0>.

The TH6503 supplies 3.3V voltage to power the microcontroller; this is produced by the adjacent 5V bus power supply connection.





Figure 3. TH6503 Block Diagram

Microcontroller Interface	The data is transferred between the microcontroller and the USB bridge using the clock (SCK) gener- ated by the microcontroller asynchronous to the USB clock.							
	Data IN Transfer (from the microcontroller to the TH6503)							
	Data IN transfer is initiated with rising SIN edge (IN packet sync). Data is transferred via the SDI pin.	If a register is the target of the data transfer the bits IC3-IC0 and TI have no meaning.						
	internal address in the TH6503 is transferred. Data is subsequently transferred beginning with byte 0 to Byte n. Bits IC3-IC0 in the Adr/CntInRegister <3- 0> contain the information on the number of bytes to be transferred to the USB host if the target of the data transfer was an IN FIFO.	With falling SCK edge the microcontroller transmit the bits to SDI and the bits are imported from the bridge with increasing SCK edge. After each trans- mission of 8 bits the respective IN FIFO value is increased by 1. If the microcontroller writes more data than indicated in the Adr/CntInRegister, the oldest data are overwritten. After the final falling						
	Azero data transfer is identified with reset of IC3-IC0 bits after writing the Adr/CntInRegister one addi- tional clock on SCK must be generated.	edge of SCK first SDI and then SIN must be reset to 0 to terminate the transfer. The associated IN Done bit in the StatusRegister is reset automatically to enable USB IN transfer.						



Figure 4. Serial Data IN

#### **Data OUT Transfer**

(from the TH6503 to the microcontroller)

An impulse on the SDI link at SIN = 0 represents the OUT packet sync for an OUT transfer. With the falling SCK edge the data (LSB first) is shifted to SDO and with rising SCK edge accepted by the microcontroller. The StatusRegister is transferred initially followed by the CntOutRegister and finally the OUT FIFO data. If the transfer is terminated after less than 8 clock pulses, only single StatusRegister bits are read. Linear transfer is interrupted by SIN = 1 and must be initiated with a new OUT packet sync at SIN = 0. Two impulses on the SDI link initiate a transfer of the CntOutRegisters and of the following OUT FIFO bytes without the StatusRegister. A zero data transfer is identified by an OUT Count Byte value of 0. The end of a Data OUT transfer clears the SET bit in the CntOutRegister and the OD bit in the StatusRegister to make the next USB OUT or Setup transfer possible.



Figure 5. OUT Transfer of StatusRegister



Figure 6. Complete Data OUT Transfer



Figure 7. OUT Transfer, only CntOutRegister and OUT FIFO Bytes

Interrupt Function If SIN = 1, the SDO pin can be used to generate an interrupt signal. The interrupt is low active. It is triggered if a control transfer is made from the USB host or a control or interrupt transfer is made to the USB host and one of the ID12, ID0 or OD bits has been set in the StatusRegister <3-1> or at high level of the WAKE pin. An interrupt signal is also triggered on RESUME and USB\_RESET.

The interrupt latch is reset on reading the status register. If an interrupt is generated during reading StatusRegister, this interrupt is latched and after reading visible.

A WAKE interrupt is only generated during the stop state (bits SO and/or SMC in the BridgeConfig Register are set).



#### Timing Serial Interface

Figure 8 and Figure 9 show the timing of the serial interface of the TH6503. The serial interface is controlled by a standard microcontroller. It can be connected with any microcontroller port.



#### Figure 8. Timing Serial Data IN



Figure 9. Timing Serial Data OUT

## TH6503 USB Low-Speed Interface

**Timing Serial** Interface (continued)

Description [1]	Symbol	Unit	min	typ	max
General					
Oscillator Input period on OSC1		ns	164		170
Rising time of SDO	t1	ns		20	
Falling time of SDO	t2	ns		7	
SCK period	t3	ns	600		Step
High time SCK [2]	t4	ns	345		
Low time SCK [2, 3]	t5	ns	255		
Data IN					
Setup time of SCK after rising edge of SIN	t6	ns	170		
Hold time of SIN after last rising edge of SCK	t7	ns	170		
Setup time of INT-Signal after rising edge of SIN	t8	ns			200
Hold time of INT-Signal after falling edge of SIN	t9	ns	165		
Setup time of Data on SDI before rising edge of SCK	t10	ns	170		
Hold time of Data on SDI after falling edge of SCK	t11	ns	0		
Data OUT					
Setup time of SDI-pulse after falling edge of SIN	t12	ns	170		
Setup time of SIN after last falling edge of SCK	t13	ns	170		
High time of SDI-pulse	t14	ns	255		
Setup time of Data on SDO after falling edge of SDI-pulse	t15	ns			280
Setup time of SCK after falling edge of SDI-pulse	t16	ns	170		
Setup time of Data on SDO after falling edge of SCK	t17	ns			365
Notes:					

[1] Capacitive load of 50 pF[2] Can be asymmetrical

[3] The low time of SCK between the last bit of a byte and the first bit of the next byte must be at least 510 ns.

Input signals are double buffered and digital filtered. Therefore all spikes with a width < 255 ns are suppressed.



#### Connecting the TH6503 with a Microcontroller

The TH6503 can be connected with any microcontroller via a serial interface. The serial outputs can be connected with any microcontroller ports. The TH6503 out clock can be used to provide the clock pulse supply to the microcontroller. The reset output is low active and configured in an open drain structure. For this reason the output must be set at a defined level with external Vcc resistance.





Figure 10. The Connection between the TH6503 and the MC6805 by Motorola





Figure 12. The Connection between the TH6503 and the 80C51 by Intel







#### Application Wiring Diagram

Figure 14 shows a sample Application circuitry with the TH6503 and a MC68HC05. To stabilize the internal power supply the V3.3 pin must always be connected with an 10µ capacitor.



Figure 14. Sample Wiring diagram to connect the TH6503 with an MC68HC05

#### **WAKE Function**

The USB specification defines that a device has to go into suspend mode if no bus traffic was detected for ca. 3 ms. After the device is set to suspend mode, the WAKE pin can be used to Wake up the device with an external event.

If the WAKE pin is connected with an RC-Element, the TH6503 wakes up after the time defined by the RC-Element. This feature can be used to check for data in periodical time frames.

#### **RESET Output**

The reset output (/ORST) of the TH6503 can be connected with the reset input of the microcontroller. It's a low active signal.

This signal has a minimum length of 31 clock cycles with a frequency of  $1.5 \,\text{MHz}$  (see Pin Description for details).



#### Register Description

The internal Registers of the TH6503 can only be written by the microcontroller. The StatusRegister and the OUT FIFO can only be read by the microcontroller.

#### StatusRegister (read only)

always the first byte of a data out transfer

is loaded in the out shift register with the falling edge of an pulse on SDI with SIN=0

Bit Number	Bit Mnemonic	Reset Status	Function
7	HWR	1	Hardware Reset
			<ul> <li>♦ is set if the reset source is POR, RESET pin or low voltage reset</li> <li>♦ is reset automatically on reading the StatusRegister and also by the following SW-Reset before reading the StatusRegister</li> </ul>
6	RES	0	USB Reset
			<ul> <li>is set so long as a reset is received on the USB (SW reset)</li> <li>is reset automatically on reading the StatusRegister and also by the following HW-Reset before reading the StatusRegister</li> <li>the reset of this bit enables EP0 Out and EP0 In (EO0 and EI0 bits in the SerialFlag Register are set)</li> </ul>
5	ACT	0	USB Active
			<ul> <li>is set when the USB is active (all exept IDLE)</li> <li>is reset automatically on reading the StatusRegister</li> <li>can be used by the microcontroller to calculate the suspend time</li> <li>if set the SO and SMC bits in the BridgeConfigRegister are reset</li> </ul>
4	RDT	0	USB Resume Detect
			<ul> <li>is set automatically if a resume status has been decoded</li> <li>is reset automatically if the resume status has been terminated</li> <li>if set the SO and SMC bits in the BridgeConfigRegister are reset</li> </ul>
3	ID12	0	EP1/2 IN Done
			<ul> <li>◆ is set if the data requested by an IN token have been completely transmitted to the USB host and an ACK has been received</li> <li>◆ is reset with the falling SIN edge (end of IN transfer)</li> </ul>
2	ID0	0	EP0 IN Done
			<ul> <li>◆ is set if data requested by an IN token have been completely transmitted to the USB host and an ACK has been received</li> <li>◆ is reset with the falling SIN edge (end of IN transfer)</li> </ul>
1	OD	0	OUT Done
			<ul> <li>is set automatically if the data are complete in the FIFO after a valid SETUP or OUT token has been received and an ACK has been sent to the USB host</li> <li>is reset with the rising SIN edge (end of OUT transfer)</li> </ul>
0	WA	1	WAKE Activity
			<ul> <li>is set and reset automatically depending on the voltage level at the WAKE pin</li> <li>is an inverted copy of the WAKE pin and can be used as low active interrupt output</li> </ul>

#### Register Description (continued)

CntOutRegister (read only)

second byte of each out transfer following an OUT packet sync

Bit Number	Bit Mnemonic	Reset Status	Function
7-6	OA	0	OUT Address
			<ul> <li>last valid OUT endpoint</li> <li>indicates the endpoint of actual OUT FIFO data</li> <li>00 EP0</li> <li>01 EP1</li> <li>10 EP2</li> <li>only valid if EP1 OUT or EP2 OUT enabled</li> </ul>
5	то	0	Toggle OUT
			<ul> <li>is set if the data packet PID was DATA1 and reset if the data packet PID was DATA0</li> <li>is latched with a valid EP0 SETUP or a OUT Token</li> </ul>
4	SET	0	Setup
			<ul> <li>is set if a SETUP token is received</li> <li>is reset after OUT transfer to microcontroller</li> <li>a STALL or NAK is sent while a SETUP token is not permitted on the EP0</li> <li>the SO0 and SI0 (STALL EP0) flags in the USBFlagRegister are reset on rising edge of Setup</li> <li>a SETUP token flash all IN FIFOs</li> </ul>
3-0	OC3-0	0	EP0 OUT Byte Count
			<ul> <li>amount of OUT data received in the EP0 FIFO in bytes</li> <li>applicable values from 0 to 8</li> <li>a zero data transfer is identified 0</li> </ul>

#### Adr/CntInRegister (write only)

first byte of each data in transfer following the packet sync

Bit Number	Bit Mnemonic	Reset Status	Function
7	TI	0	Toggle IN
			<ul> <li>is set if the data packet PID is DATA1 and reset if the data packet PID is DATA0</li> </ul>
6-4	RA2-0	0	Internal Address
			destination address for a write operation to a TH6501 register
3-0	IC3-0	0	<ul> <li>IN Byte Count</li> <li>number of data bytes to be transmitted without Adr/CntInRegister from the microcontroller to the TH6501 if the destination address was an IN FIFO</li> <li>applicable values from 0 to 8</li> <li>0 indicates a zero data transfer to the InFIFO</li> </ul>



#### Register Description (continued)

EP0/1/2 FIFO (write only)

Internal Address: b000, b001 or b010 Size: 8 bytes

The device user data is stored temporarily at this location for transfer to the USB host.

- the address b000 indicates a data transfer from EP0
- the address b001 indicates a data transfer from EP1
- the address b010 indicates a data transfer from EP2
- only one of the three addresses may be used at any one time; FIFO is used alternately, depending on the device function
- will be flushed with a new SETUP token for as long as CntOutRegister.SETUP is set

#### SerialFlagRegister (write only)

Internal address: b100 Size: 8 bits All endpoints must remain deactivated until USB reset has been decoded (Statusregister <6>).

Bit Number	Bit Mnemonic	Reset Status	Function		
7-6	Х	0	reserved - must be set to 0		
5	EO2	0	Enable EP2 OUT		
			<ul> <li>activate endpoint 2 OUT</li> <li>Microcontroller can set the bit after detecting a USB reset in order to enable data transfers from the USB host via EP2</li> <li>If set the CntOut Register bit &lt;7-6&gt; indicates the source of the last OUT transfer binary coded</li> </ul>		
4	EO1	0	Enable EP1 OUT		
			<ul> <li>activate endpoint 1 OUT</li> <li>Microcontroller can set the bit after detecting a USB reset in order to enable data transfers from the USB host via EP1</li> <li>If set the CntOut Register bit &lt;7-6&gt; indicates the source of the last OUT transfer binary coded</li> </ul>		
3	El2	0	Enable EP2 IN		
			<ul> <li>activate endpoint 2 IN</li> <li>♦ Microcontroller can set the bit after detecting a USB reset in order to enable data transfers to the USB host via EP2</li> </ul>		
2	EI1	0	Enable EP1 IN		
			<ul> <li>activate endpoint 1 IN</li> <li>♦ Microcontroller can set the bit after detecting a USB reset in order to enable data transfers to the USB host via EP1</li> </ul>		
1	EI0	0	Enable EP0 IN		
			<ul> <li>activate endpoint 0 (IN transfer)</li> <li>♦ is set automatically after detecting a USB reset to enable IN control transfers to the USB host</li> </ul>		
0	EO0	0	Enable EP0 OUT		
			<ul> <li>activate endpoint 0 (OUT transfer)</li> <li>♦ is set automatically after detecting a USB reset to enable OUT control transfers to the USB host</li> </ul>		

USBFlagRegister (write only)

hesvs

#### Register Description (continued)

Internal ac Size:	Idress: b101 8 bits		
Bit Number	Bit Mnemonic	Reset Status	Function
7	FI2	1	<ul> <li>Flush EP2 IN</li> <li>clears EP2 FIFO</li> <li>is set and reset automatically depending on the actual FIFO Status</li> <li>must be set before EP2 of the EP1/2 FIFO can be overwritten by the microcontroller</li> </ul>
6	FI1	1	<ul> <li>Flush EP1 IN</li> <li>clears EP1 FIFO</li> <li>is set and reset automatically depending on the actual FIFO Status</li> <li>must be set before EP1 of the EP1/2 FIFO can be overwritten by the microcontroller</li> </ul>
5	FIO	1	<ul> <li>Flush EP0 IN</li> <li>clears EP0 FIFO</li> <li>is set and reset automatically depending on the actual FIFO Status</li> <li>must be set before the EP0 FIFO can be overwritten by the microcontroller</li> </ul>
4	BO0	0	<ul> <li>Busy OUT</li> <li>blocks the EP0 OUT FIFO for the USB host</li> <li>is set and reset automatically depending on the actual FIFO Status</li> <li>TH6503 responds with no handshake for a USB host SETUP token or with a NAK signal for an OUT token (NAK state)</li> <li>to leave the NAK state, the microcontroller does an OutFIFO read (the microcontroller rereads the last data)</li> </ul>
3	SI2	0	<ul> <li>STALL EP2</li> <li>sets EP2 to STALL</li> <li>TH6503 responds with a STALL for a USB host IN or OUT token if address and EP2 have been decoded</li> <li>only operative if EP2 is active</li> </ul>
2	SI1	0	<ul> <li>STALL EP1</li> <li>sets EP1 to STALL</li> <li>TH6503 responds with a STALL for a USB host IN or OUT token if address and EP1 have been decoded</li> <li>only operative if EP1 is active</li> </ul>
1	SI0	0	<ul> <li>STALL EP0 IN</li> <li>sets EP0 IN to STALL</li> <li>TH6503 responds with a STALL for a USB host IN token if address and EP0 have been decoded</li> <li>will be cleared after SETUP token</li> </ul>
0	SO0	0	<ul> <li>STALL EP0 OUT</li> <li>sets EP0 OUT to STALL</li> <li>TH6503 responds with a STALL for a USB host OUT token if address and EP0 have been decoded</li> <li>STALL is inoperative for a SETUP token from the USB host</li> <li>SETUP clears STALL EP0 IN and STALL EP0 OUT bits</li> </ul>

#### USBAddressRegister (write only)

Internal address: b110

Size:	8 bits	6	
Bit Number	Bit Mnemonic	Reset Status	Function
7	Х	0	reserved
6-0	AD6-0	0	<ul> <li>USB device address</li> <li>USB address entered by microcontroller</li> <li>◆ zero after reset</li> <li>◆ microcontroller must decode the address from descriptor data after a SETUP (SET_ADDRESS) token and write it in this register</li> </ul>



#### Register Description (continued)

#### BridgeConfigRegister (write only)

Bits only take effect after the linear transfer has been completed. Internal address: b111 Size : 8 bits

Bit Bit Reset Function Number Mnemonic Status GPB 0 **General Purpose Bit** 7 is set and reset by microcontroller + if set pin 8 drives logical high **OCLK Static** 6 OS 0 is set and reset by microcontroller if set the OCLK pin drives a static level on the OCLK pin, this level ٠ depends on the SMC bit in the BridgeConfigRegister OS SMC OCLK Output Clock, programmed by OCR<1-0> bits 0 0 0 1 0 0 0 1 1 1 1 • can be used as signal for an external microcontroller with own clock for ending stop state works like a low active interrupt ٠ 5 FR 0 **Force Resume** terminates suspend mode • is set by microcontroller if data is sent from connected device the TH6501 signals a Resume to the USB host the timing (10-15 ms) of the Resume State must be done by ٠ microcontroller SUS 0 4 Suspend sets the TH6501in suspend mode + should be set by the microcontroller if no bus traffic is detected for longer than 3 ms can be set and reset by microcontroller only SO 0 Stop Oscillator 3 stops the microcontroller and the USB bridge (the SMC bit is set automatically) • is set by the microcontroller • is reset by an external wake up signal, USB activity or reset 2 SMC 0 Stop Microcontroller Clock stops the microcontroller is set by the microcontroller • is reset by an external wake up signal, USB activity or reset • only affects the OCLK pin 1-0 OCR1-0 00 **Out Clock Rate** output frequency on the OCLK pin 0.0 3.0 MHz (default) 01 4.0 MHz 10 6.0 MHz 1 1 12.0 MHz, without guarantee of symmetry, it depends on the quality of the oscillation element



#### Flowchart for Programming the TH6503

**Main Program** Figure 15 shows the main order of events of the USB specific part of firmware for the microcontroller. The bits located in the StatusRegister mark the event. Depending on these bits the firmware must branch. Initialisation SCK=0;SIN=1; SDI=0 SDO=1 No Read StatusRegiste Read CntOutRegiste and OUT FIFO OUT Done Reaction (depends on the received Data) End of OUT Transfer SIN = 1 EP0 IN Done Data to send ¥ Write next Control Byte(s) to IN FIFO EP1/2 IN Done Data to send ' ¥ Write next Device Data to IN FIFO Reset SUS Bit in the Resume Detec BridgeConfigRegiste Reset Suspend USB Active Timer No USB Reset

Yes

Figure 15. Flowchart for Main Program



# Reading the StatusRegister Flowchart for **Programming the** The Reading of the Status Register is the first action of the microcontroller. The TH6503 stores the TH6503 information on what's happened on the USB in this Register (continued) Read **StatusRegister** SIN=0 generating a pulse on SDI \_\_\_ Generating a rising edge on SCK to save bit on SDO \_ Save SDO bit Generating a falling more bits to read ? edge on SCK to shift res next bit to SDO No ♦

Figure 16. Reading the StatusRegister



Figure 17. Reading the CntOutRegister and OUT FIFO





Figure 18. Reaction on the received Data



Figure 19. Writing next Device or Control Data to IN FIFO



#### Electrical Characteristics

All voltage values are referenced to GND (GND = 0 V). All values are based on the USB specification V1.1. If any value is unspecified, the value from the USB specification V1.1 is valid.

#### Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
DC supply voltage	VDD	- 0.3	7.0	V
Input voltage	VIN	- 0.3	V3.3 + 0.3	V
Input Current	I IN	- 10	10	mA
Storage temperature range (ceramic)	TSTGC	- 65	150	°C
Storage temperature range (plastic)	TSTGP	- 40	125	°C
Power Dissipation (SOP16)	PD		600	mW

#### **Recommended Operational Conditions**

Parameter	Symbol	Min	Тур	Мах	Unit
DC supply voltage	VDD	4.40	5.00	5.25	V
Operating temperature range	TA	0		70	°C
Junction temperature	TJ			< 150	°C
Operating Frequency	FOP		6.00		MHz

#### Electrical **Characteristics**

#### **Static Characteristics**

Parameter Condition [4] Symbol Min Тур Max Unit V Power supply voltage V3.3 3.00 3.30 3.60 Power supply current 13.3 60 mΑ μA Stand-by Current [5] ISTB 80 150,00 Voltage input LOW VILCMOS 0.3V3.3 V Voltage input HIGH VIHCMOS 0.7 V3.3 V Schmitt trigger, positive going VT+CMOS 2.4 V threshold Schmitt trigger, negative going VT-CMOS 0.8 V threshold Hysteresis, Schmitt trigger VIL to VIH, VIH to VHYSCMOS V 0.5 (ÝT+ – VT-) VIL Differential Input Sensitivity V VDI |(D+)-(D-)| 0.2 Differential Common Mode Range VCM Includes VDI 0.8 V 2.5 VSE V Single Ended Receiver Threshold 0.8 2.0 Single Ended Receiver Hysteresis VHYSE 0.1 V IIL Input low current VIN = GND -10 10 μΑ IILU VIN = GND -7 Input with pullup -50 -21.0 μA ΠН VIN = V3.310 Input high current -10 μΑ IIHD VIN = V3.37 Input with pulldown 22.9 65 μΑ VOL Voltage output LOW IOL = 1 mA0.4 V VOH V IOH = 1 mA2.4 Voltage output HIGH RL of 15 Kohms VOLD V Differential output LOW 0.3 to GND RL of 1.5 Kohms VOHD V Differential output HIGH 2.8 3.6 to 3.6 V VIN = GNDHi-Z Output Leakage Current IOZ -10 μA 10 or V3.3

Notes:

[4] Specified at VDD = VBUS = 4.40V to 5.25V and tested at room temperature only

[5] Differential Transceiver fs in Suspend Mode, tested without pull-down and pullup Resistors on the D- and D+ data line



#### **Pin Description**

Pin Des	scription		
USB In	terface		
1	VBus	Ι	adjacent 5V bus voltage
5	GND	I	Ground
4	D+	I/O	USB data
3	D-	I/O	USB data
			<ul> <li>must be connected via 1.5 kOhm resistor to 3.3 V for low speed devices</li> </ul>
Microc	ontroller Ir	terface	·
13	SCK	I	Serial Clock (generated by microcontroller)
			<ul> <li>OUT transfer: SDO is accepted by the microcontroller in high status or with falling SCK edge. The USB bridge shifts the next bit to SDO in low status or with rising edge.</li> <li>IN Transfer: SDI is accepted by the USB bridge in high status or with falling SCK edge.</li> <li>The microcontroller shifts the next bit to SDI in low status or with rising edge.</li> <li>internal pulldown</li> </ul>
12	SIN	-	Serial Input Direction (generated by the microcontroller)
			<ul> <li>specifies the direction of the data transfer and marks the end of a FIFO transfer</li> <li>SIN = 0: data is sent from the USB bridge to the microcontroller via SDO. An OUT packet sync for the StatusRegister or CntOutRegister can be triggered via SDI. A rising edge terminates a status or OUT transfer and the USB OUT Done status bit is cleared.</li> <li>SIN = 1: Data is sent from the microcontroller to the USB bridge via SDI. SDO emits an /INT signal. A falling edge terminates an IN transfer and the EP0 IN Done or EP1/2 IN Done status bit is cleared if the destination address is a FIFO address.</li> <li>rising edge indicates the commencement of an IN transfer (IN packet sync). The IN is started once SCK is pulsed. The Adr/CntInRegister is transferred initially.</li> <li>internal pulldown</li> </ul>
11	SDI	I	Serial Data IN (from the microcontroller to the USB bridge)
			<ul> <li>generated by the microcontroller</li> <li>SIN = 0: the falling edge from a single SDI impulse loads the first bit (LSB first) of the StatusRegisters to SDO. The StatusRegister can be read. Two SDI impulses load the first bit of the CntOutRegister.</li> <li>SIN = 1: SDI transfers the serial data.</li> <li>internal pulldown</li> </ul>
10	SDO	0	Serial Data Out (from the USB bridge to the microcontroller)
			<ul> <li>generated by the USB bridge</li> <li>SIN = 0: SDO show the Status of bit 0 of the StatusRegister (WA) and after a SDI pulse SDO transfers the serial data.</li> <li>SIN = 1: SDO is used to generate the /INT signal which can be used to control the microcontroller interrupt /INT: <ul> <li>Low active signal to SDO at SIN 1</li> <li>is a NOR connection of the RESUME signal, USB reset and an interrupt latch</li> <li>Interrupt latch is set for all increases in OUTDone, EP0 IN Done and EP1/2 IN Done edge.</li> <li>Interrupt latch is reset. if the StatusRegister is read (SDI impulse at SIN= 0).</li> </ul> </li> </ul>
15	OCLK	0	Clock out for microcontroller (programmable frequency)
14	/ORST	open drain	<ul> <li>Reset Out (HW- or SW reset)</li> <li>ORST=0 reset state</li> <li>ORST=1 normal operation</li> <li>must be connected with an external pullup resistor (to V3.3)</li> <li>all resets are indicated on this pin</li> <li>this type of reset can be determined by evaluating the bits POR or BUSR in the StatusRegister &lt;7&gt; or &lt;6&gt;</li> <li>Reset conditions: <ul> <li>internal POR</li> <li>RESET pin - min. 20µs (31 OCLK cycles at 1.5 MHz) or as long as the RESET pin is active</li> <li>Low voltage reset if VBUS&lt;3.3V ± 10% with a minimum of 20 µs (31 OCLK cycles at 1.5 MHz) or as long as VBUS &lt; 3.3V</li> <li>USB-Reset - reduced to 20 µs (31 OCLK cycles at 1.5 MHz), the end of a USB reset is indicated by a rising edge of /INT and by cleared RES bit in the StatusRegister</li> </ul> </li> </ul>
Miscell	aneous		·
6	OSC1	I	Oscillator In for a quartz, ceramic resonator or external clock input, 6 MHz ± 1.5%
7	OSC2	0	Oscillator Out
8	WAKE	I	<ul> <li>if a specific trigger level is reached (Schmitt Trigger Characteristic) the USB bridge oscillator is restarted and the SO and SMC bit in the BridgeConfigRegister is cleared.</li> <li>it may be connected to an RC element to achieve restart cycles from 50 to 100 ms</li> <li>the input signal is compatible with large slew rate</li> <li>if the SO or SMC bit in the BridgeConfigRegister is set a rising edge on the WAKE pin generates an interrupt signal on SDO</li> </ul>
16	/RESET	I	RESET input with Schmitt-Trigger characteristic (internal pullup)
2	V3.3	0	3.3 V output must be connected with an external capacitor (approx. 10µ)
9	TEST		<ul> <li>Test pin, internal pulled up (do not connect to external circuitry)</li> </ul>





Ordering	The TH6503 USB Low-Speed Interface is available in a 16 pin SOP WB package.	
Information	The order number is <b>TH6503</b> .	
Quality Data	Quality data is available on request. Contact:	Thesys Gesellschaft für Mikroelektronik mbH Quality Assurance Haarbergstr. 67, 99097 Erfurt, Germany Tel.: +49-361-4276155, Fax: +49-361-4276060

### TH6503 USB Low-Speed Interface





#### **Important Notice**

Devices sold by Thesys are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Thesys makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Thesys reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Thesys for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically *not* recommended without additional processing by Thesys for each application.

The information furnished by Thesys is believed to be correct and accurate. However, Thesys shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Thesys' rendering of technical or other services.

© 1998 Thesys Gesellschaft für Mikroelektronik mbH. All rights reserved.